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FIGURE 1 is a schematic circuit diagram of an ern- 
3,21%47B bodiment of the invention; and PHASE PPETECrOR ASSIEbZBL'U FIGURES 2-20 are g~aphical representations of char- h m e s  E, Vl'ebb, ada~ingsh-afor of t& M~ti@nal Aero- 
acteristics of operation of the embodiment shown in FIG- 
nautics and Space hdminislratioa, with respect ta 
an intreation of Cordan D. Artiersoa 5 URE 1. 
Filed Feb. 28, $963, Ser. No. 26i,917 Referring now to the drawings and initially to FIG- 
4 Claims. (el. 307--48.5) URE I-, input terminal 3Q connected to a common point 
or ground 32 and input terminai 34 provides a first ck- 
This invention relates to  the art of electxid signal cuit input across which is applied a first signal 35 from 
processing and particularly fo means for discriminating 10 first generator 36 through adjustable delay line 37 which 
with respect to  a first signal in terms of the presence o+ is a pulse train (e.g. LO me.) having a positive pulse arn- 
abseace cf a f ~ c o n d  signal li: :he time of Nrurrena  fif rlitode of 5 rdts fat iermina! 34 wkb respect to k r m i r A  
the first signal. SO) producing currrnt pulses Il. The first circuit input 
It has been found necessary in certain appliwtions of is connected through Irtput resistor 36 (e.g. 2700 ohms) 
very high frequency generators, frequency multipliers aad 13 across ti:nnel disde 40 (e.g. 1N2969), resistor 3s being 
divide~s to determine their short time, cycle to cycle, sta- connected between te mind 34 and the cathode tsrminal 
bility or axuracy, it having been found that information 39 of tunnel diode 40. The anode terminal 41 ef tunnel 
as to the long-lime or statistical accuracy of these devices, diode 48 is connected to circuit ground. C ~ r r e n t  pulses 
which may be excellent, is an inadequate guide as to their I, thus flow through a first circuit c r  circuit leg from 
short t e rn  accuracy. It  will be appreciated that short 20 termind 34 10 ground 32. 
term accuracy becomes more important as information A seco~~d circuit input is provided by inpnt terminals 
is ekctricdlly processed at higher and higher rates. 42 and 30 across which is dpylied a second signal $rl' 
It  has further been found that short term signal dis- from second generator 45 to he compared with the first 
turbanceb due, for example to electrical noise, are mani- signal 35. The second signal is an alternating current 
fesied by wave form distortions and that the extent of 23 pulse wave (s.g. f mc.j having an amplitude of 2.5 volts 
distortion can be related as a phase measurement by corn- and a peak-to-peak voltage of 5 volts (the same as genera- 
parison with a signal from a frequency standard operat- tor 3 6 ) .  This second circc:t is ccnoccied through resistor 
ing at the same fiequencj., at a nru!tip?e frequency or  46 across tunnel diodes 46 (e.g. 1l-42939) and 40 in series. 
submultiple frequency. Resislor 46 connects between tcminal 42 and the cathode 
Phase ~n-e.:suisment or c~rnpsrison is, in accordance $0 termin:tl 43 of tunnel diode 43, and the anode lerminal 
with this invcnliola, accomplished by means which corn- 50 of tunnel diode 49 connects to the cathode ternlinal 
bine the functions of enticoincidence detection with sig- 39 of tunnel diode 40. Diode 40 is chosen to hsve a 
naI sampling in a manner which compares the time of higher peak curient cha~aiieristic (e.g. approximately 
occurrence of the leading e d g s  of the two wave forms doubie.) than diode 48. Curlent pulses I2 flow from 
compared. If the wave form of interest coincides with 35 terminal 42 lo terminal 343 nhen the polarity of the input 
or lags the reference wave it will be inhibited and no is positive at terminal 42 with respect io temlinal 3@. 
output will he produced. If the wave form of interest Oi the diodes cited as examples, diode 40 h,ls a tunnel 
leads the reference wave form an output will bt pro- region peak current of approximately 2.2 milliamperes 
duced. By rpezns of a conventional cc+unter i t  is possible (ma.) and diode 48 of approxiniately I milliampere. 
to di tinguibh these condiiioas on a c ) ~ ; r  for cycle basis. A biasing circuit consisting of a direct carrent source 
Vr'hile it was first concluded thst above functions (e.g. I volt) 51 in series with resistor 52 (e.g. 2000 
could have been achieved by a c~iaF,:ilatjon of several ollms) is connected across tunnel diod.2~ 40 and 48 which 
devices such as "and" circuitry for ~ a i i n a  71d coincidence raises the current oprr:iting point of diode 49 to a point 
detection with rnultivi'orator flip-fops providing signal on &-st positive resistance, which is about half the 
sampling and lock-out, it was conceived and determined 45 value of its peak point current (a p i n t  dividing the first 
that these functions could be perrormed by a much simpler positive rccistance region from the negative resistance 
combination of circuit elements. region). Thus, resistor 46 is on the order of half again 
In accordance with these findings, thc ~nvention, an the va!up of resistor 38 and resistor 46 is on the order of 
electrical discriminatnr oi phase 3eteclor asseinbly, em- dotibli: ih:: value of resistor 52. 
ploys two nonlinear circuits each of which includes a The r:.iput of the discriminator is obtained across 
resis:ive element 2nd a two terminal non!inear circuit diode 6 3  and appears at output terminaIs 54 and 56 
means, such as a tunr.el diole, which provides a fivst and from u t ; ~ h  it is applied to a pulse counter 58 such as 
second positire resistr?nce operating regions separated by wouJd ii.cjude standard means for amplifying (e.g. a 
a negative lesistance region, ihe nonlinear circuits br-ing broad diEerenliaI amplifier would be employed to 
common to the exfent of one of ;hz nonlinear mesas which tjriv-, ~ in i~da id  comn~ercial co~lnters), counting and print- 
has a higher cunent peak (a  fzictor of a~pro\imatrly 2 ing out a pu!se count. In additiou to the counter the 
produces ebcelient operation) to its first positive resist- dlrcrripirator as.eqibly as a whole incliides resistors 60 
ance region than the other nonlinear means. Biasing and 1 , ~  (e g. !ii,Cl'tO oI?i?ls each) which are connected one 
means, ~ u c h  as a direct criirent source and a resistance in series with tcLh output terminal to help isolate output 
eIemtnr in series, are coiii-lected across the nonlinear 60 circuitry, 'Ulh RS col~nter 58, from the discriminator and 
meazs ;it 3 F.02arity to tias bolh nnniinid means to a prevcqt :ctx+$cg ?Recis, as from lower irnpedarlce output 
point of ~gc:a?ion in i b ~ i r  first (lc\atr gollnge) pos!!;ce crrc:'vy. fi*,i2 e:*-cting d:scrirninalor operation. Resis- 
resistance red OPS. Sz3';ii2 ~ r ~ ~ a n s  i i t ~ h  iiS t;n sleclrical ter 60 ~ n p e c t s  betheen tern~inal 53 and the cdhode of 
pulse cobater :o re,ail-~,~t 'he orjtpijt s f  ;he di>cri;cfnaior diode ;a :hid res~s:or $52 cuniiects ktween terminal 56 
j s  rsnnected across tfie uncommon aanlinear means '' and .noje of diode $8. 
through such resistzr3e dz lo pre%ent significant loading To : > m i n e  the operation of the circuitry, assume first 
laator. effects upon the discrim:. that  se;:i-icr of ihe input signals are present. The dis- 
The objrcfibes, fca:dres and nd~9zntages of the prezent crirrrin:4tor output, which appears across tunnel diode 48, 
inven:ion will becon- isc>re appreni  from the foilowing is then go~srnzci by :be current through the series circuit 
discription when condered together with the accompany- ~cnsisting of source E l ,  resistor 52 and diodes 48 and 40. 
ing Oiawings in which: Since the current cmnot exceed .S milliampere (ma.) 
. . 
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through this circuit 81x2 to the 2000 ohms resistance of be preserved. Ef diode 40 is maintnined in its high volt- 
rrsis!or 52 &!one, it -.pj?ears from FIGURES 2 and 3 age s fa !~  by currerent from second signal 44; the voltage 
showing the approximate current-vo!tage characteristics drop ,Icross dhde  40 will reduce current Bow through 
of d i d e s  40 and 88, respectilely, that tf'e voltage drops both diodes such that current through dinde 48 wil  be 
and thus the resistance vrill be quite small with respect to 5 insufficient to raise diode -39 to its high voltage state as 
the resistance of resistor 52. This indicates that the cur- already shown. In this manner, output which would be 
rent through diode 48 will be just slightly below -5 ma. provoked by the presence of second signal 44 alone or 
and this point is plotted from the bias load line 63 of FIG- occurring Grst is prevented. 
LIRE 4, as point 65 on FIGURE 3 resulting in an initial The combined voltage drop, across both diodes, is 
or resting, o ~ t p c t  voltage across diode 48 of approxi- 10 plotted in FIGURE 9 as curve 87, diode 40 being in a 
mately .02 volt, for a no signal conditioa. Thus diodes 40 high state or forward region 72 (FIGURE 2) and diode 
and 48 both remain in their low voltage regions 53 and 55, 48 being in a low voltage state 55. Curve 87 is plotted 
respectively. between current limits of the valley point 88 of diode 
Next, assume that the first signal or pulse train 35 is 40 and the wak  point Ip of diode 48. Load lines for 
applied across the first input between terminals 31 and 30 15 resistor 52 (load lirle 64) in bias circuit 65, and for re- 
and is undelayed by adjustable delay line 37. This in sistor 46 in input circuit 69 (resistor 46 and source &) 
turn has the effect of increasing the current through diode are pfotted in FlGURES 4 and 10 (load line PO), re- 
40 as this applied sigrenat is connected through resistor 38 rfecli~ely, and their combined current is plotted as curve 
across diode 40. To determkz the currerit now through 41 in FIGURE 11. A re-plot of FIGURE 11 on FIG- 
diode 48 load line 64, and load line 66 representative of "1 URE 9 shows that the total current is approximately 
first input circuit 67 (source labeled 35(a )  represents D.C. 0.56 ma. through the diodes which is sufficient (above 
equiea!ent for sign31 3 5 ) ,  shown in FIGURE 5, a h  corn- the valley point) to hold diode 30 in its high voltage 
bineri as load line 69 in FIGURE 6. Plofting load line state but ins~Wcicnt o trip diode 48 and produce a jrg- 
69 on FIGURE 2, it is seen that the current lhrough diode nificant output. The voltage drop will cause a small 
40 would be ripproxLnalely 2.3 ma. and exceeds the peak 25 negative going change in the output as the current in 
current Ip for diode 40. The result is that diode 40 flips diode 48 decreases from about .61 ma. to about .56 ma. 
from its low voltage si:lie 72 is point 73. From point 73, (point 93 of FIGURE 3) of ahout .GO3 volt. 
the intersecticn of load line 69 and the characteristic It has now been demonstrated that if a signal occurs 
curve of djodc 40, it \+ill ix seen that the current through in the first input circuit 67, no output will be produced; 
diode 45 is now approximately 19 ma. with a voltagc 30 that if both signals are present, with signal 35 occuring 
diog of approximately .49 volt. first, no output \\rill be produced, and finally, if signal 
Wiih t h ~ r  increksed voit2ge drop in the series circuit 35 goes off in the presence of signal 44, as would be the 
through ddi& 43 it is significant to exaniine the effect case if sign21 35 were higher in frequency, no oratput ir.a 
on the output voltage. Turning to FIGURE 4, a modified be produced. 
loaa jine 75 (ztlown in broken line) is d;,ivn from a 2.5 At :he end of the cycle just described, ixpnt signal 
source \o]:age of apyi.oxh1ately .5 volt (ii1s:cad of 1 44 \viil gs ntgative at poir.! 44 (FiGURE i j far M 
volt), represcnt;ng t:?e net voltage applied te ?ha bias cycle at ?he f~eqaency of sign:?I 43 retllrninr diode 40 
circuit the subtraction of i?le volisse now across to its original low voltage state for thc duration cf this 
diode 40 from ihc voltage of source 51. Plotting load nez3ti.e. p d ~ e  catcn%ni; in $me to poi11 95. At thr next 
line 75 on FIGURE 3, it appcars from intersecting point 40 u?-cros~ing of the ;:XJ~ of input siynal 44, diode 46 wiIl 
77 that there bas occurred a &crease in outpat voltage, again be switched i0 it5 h1g5 voltage state by signal 35, 
across diode 48, of from approximately .02 volt f o  .01 provided first signal 35 is present, and the events dis- 
volt, a very slight change, hasever, con;pared to changes cussed above will iepeat, If a first signal pulse of signal 
which, :is \vilI be shown, occur \+,hen inputs occur in the 35 is not pre\e!tt at the up-crossing of signal 44 (a posi- 
pro,xr o;drr for lesponse (I2 leading I,). Accoic".ngly, gg t& pulse of bignal 44 occurs before a pulse of signal 
it may be concludd that a signal :icross terminals 34 35) diode 40 ~ ~ 1 1 1  qot be tripped until a pulse of signal 
and 35 alone does not produce a signiscant output 35 occurs and the sia?ft of diode 40 will then have no 
Next, the case is considered \,,here signn] 44 is appIied significance. This is dernonstrated in the foIlowing dis- 
to  the second input in the presence of si:,.aCii 35 applied cussion. 
to the first input. Signal $4 should kc the lo\z,rer fie- 50 If ~ d ~ i t i v e  sisal 44 occurs in the absence of and 
quency if the input signals are of different freqnerlcy (if thus leads signnl 35, diode 4% ~ ~ 2 1  be raised to its high 
dserent, signal 35 should be integral slultipIe of signal -coltage state 97. The toial ctlrient through the diodes 
44) alld here we win a s s m e  that sigi;al 35 is at f 0  resulting lfram the bias snd rigilal 44 is plotted in F I G  
megacycje rat- and sigpal44 is a 1 megacycle wte. URE 11. Re-plots of c:irsre 9 i  of FIGURE 11 on the 
the occurrence of a p ~ r i i i v ~  half c~tcle of sign21 44, cur- 55 t ~ m e l  region of djoJes 40 and 48 given in FIGURES 
rent ;bough d i d e  48 increases and in accoldance with 2 and 3, resscl!%efy, sho\it that diodz 48 wi!l be raised 
FIGURE 3 the voltage increases. to its high voltage slate but diode 40 (at point 98) will 
Current 5ov,ing in diode ~ $ 8  is ;he result of the bids not. The high voltage siate *oli.jge across diode 48 a p  
plot;ed as load E~~ 75 in FIGURE 4 ard ;he signal pears :t i  curve ialersection 45 (FIGCRE 3 )  to be about 
age (2.5 volt snurcc ~ , 4 ( ~ )  represcn:ati\ie of signal 44, 60 .a volt. voltage ~ 2 1  Lrrear on the ~ u t p u t  as a 
iii:d source 4 o j a )  reprrsLT,i:itike of volt3ge across diode signif2cant signal pulse h:lt;irg a arise of from about .Ol 
40)  p~o;ted as load zinc 119 in FIGURE 7. T~~ volt (poiat 57) to .48 >oft i i h i ~ h  \ * i l l  be amp!ified and 
are ;-presented .;clctnatica!!y ns batteries for  his instan- coUzfed cnultcr 58. 
taneok: case. The compoiile load line 31 of load lines . If pulse kltaai 35 appears in the presence of pulse 
75 and 79, shown in FIGURE 8, is rep]t.tted FIGURE 6j sign,>: 44 l h c ~ c  uiil be t h r e  sodries of current on diode 
3, ,vig rAoied, the in diode 453 is 43 .md I: ciil ke i tic:.J in  its I > i ~ h .  \oilage state. It is 
po;ct ~3 as r=pproximafely .61 ma. at a drop of noa+ r l i i - i %  i r  j to s!301h l i l . 4 1  d*~*: ' f  3 rer;r,!ins in the h ~ g h  
approximately ,025 volt, demonstrating lilat diode 48 is v ( J ! ~ ~ L  :a'" m?irfL. rn~l, '1-. _ i  t i i i lp~l .  The volt?ge 
rai5eg to its i iph \,oltage by the plzsence of both x r o s  d ; 4 e  49 .IS a iebcit cr --'.! 44 is shown 2s curve 
sigr,a]s, sjSlici 35 hOiirlg occurred first. In f,?=t, the vol;- ;o 33 in flC;URE 12, as a rc\.>'t ~~f Ih:: bias supply it is 
age rtcross cli~de 48 does r o t  change significantly. shnun as curve fOO in FIG1 I:' 13 and as a result of 
At the of the first cycle of first signal 35 (point 519"" 13 it is shown as :12?-5e t16 in FICURE 5. Tlie 
851, current from this source will drop to zero but diode total c~r ren t  through d i d -  15  piot!ed as curve 301 
48 must remain in the low voltage stale (no oi~tput) even in FIGURE 14 and rep1oi:rd on the forrvard conduction 
in the presence of signal 44 if the intended logic is t o  75 portioe of the curve for diode 40 In FIGURE 2 lo show 
S;2 18,479 
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an intercept point 303 at approximately 0.5 volt. One* :e astatistical distribution for the short term p k s e  beEravh 
in ths hrigh voltage state, the voltage drop across diode of the signal. 
40 will be a ~ in i rnu in  of 0.49 volt due to the current flow Alternately we may use the device for precise measure 
from signal 41. ahrefore, we can treat diode 40 as a rnent of extremely small phase differences by means of 
fixed supply @ ( a )  of 5.49 volt (plus additional drop on 5 a calikated delay line and a rapid series of go/na-go 
the finear portion of the forward conduction region of tests. 
diode 4@ due to current from the second input sigtlal It & to bz observed tha: while the present invention 
44) in series with diode 48 as shown in curves 105 (FIG- affords an excellent means of phase comparison of like 
URE 15) ahd 106 (FIGURE 16). FIGURES 15 and fyequencies, if automatic recording of changing respoasc 
16 give the nev: current through diode 48 due to the CW- 30 (phase stability) is required, the effective frequency h i t  
rent from the second signal 44 and bias supply, respec- of counter 58 is greatly extended by two-frequency signal 
tively. The total current through diode 48 is then plotted sampling of the character described. Accordingly, the 
in FIGURE 17 as curve 108 and replotted on the con- implicit feature of signal gating is made adjustable to 
duction curve for diode 48 in FiGURE 3. AS shown in make more versatile the employment of t b  invention. 
FIGURE 3 a€ point 218, the Outpit: vo!t3@ bas deCie2Zied 15 There appears to be a tlumbrr af 0 t h  app~icaiioes few 
to 0.42 volt but since the current through diode 48 is the invention in the general field of event detectioa and 
greater than the valley point current, (at point 112) phase measurement. For example, delay-lock-loops are 
diode 48 will remain in a high-roltage state. The cir- currently being proposed for lung range radar systems. 
cuii 0~ti3ut has dropped by 0.060 volt. This is small Such a loop provides an extremely narrow band signal- 
and, it is relatively simple to adjust the sensitivity of  20 tracking filter in a manner similar to the conventional 
output responsive devices such as counter 58, to which phase-lock-loop except that output signals remain phase 
the output of diode 48 is fed, to be nnresponsiire to  this coherent. Unfortunately, the electronic phase shiftep 
change in view of the amplitude of maximum output necessary for  this technique have neither the precision 
which is about eight times this value. nor frequency capability necessary for modem radar 
%%en signal 35 disppears in the presence of ~ i g n d  23 applications. However, bznh  of fixed shift ek- 
44 both diodes will reaain in their hi& voltage states merits and high speed might be used in 5- 
due to the current from signal 44 and the bias source, of phase shifters if a suitable detector and s&tii&ng el=- 
however, the vol:age drop 48(o) across diode 48 will menis were available. la o a e r  words, the requirement 
rise slightly. The cunent through "odes 40 and 48 is would be diXitized and p&s wo&j controll& 
plotted as curve 31 in FIGURE 11 and replotied in FIG- 30 by a series of go/no-go tests. This ;"vention performs 
URE 18, \vllich is a plot of the combined voltage drops cxacay izs furic;ion, fn &is use a of t h  cir- 
of diodes 40 and 48 in their high vollage state. The in- tits syodd be requir& and the input signai would be 
iercept is at 0.66 m2., and this may be taken as the cur- pas%d through paths consisting of 
'rent flowing through both dhdcs. Referring 10 FIGURE phase shifts. ~h~ proper delay then be selected 
3, it will be seen that the voll,igc drop csrrespondin-g to 35 and to the delay lock loop. 
this current, at point 113, is approximately 0.45 volt; a 
. Another example of use is in analog to digital con- 
rise of 0.025 koit. version of phabe information. The most prevalent iech- 
The output to counter 58 will thus Auctuate between 
.ique is the gating of a simple pulse train. precise con- 
e.42 and 0 45 \olt (approximately) with the signal 35 trol of gate width is difficult and the method is subject for the dul.ilion of the positive portion of input ;ignal44. 40 to error due to 
~ ; ~ i ~ ~ ~ j ~ ~ ~  such as slope. 
At the cocclltsion uf the positive  ort ti on of signal 44, A, en.;emble of phase detectors as herein d;cclosed would 
diode 48  l~,ili return to its low voitage state rcmoving be used to give a nlore -precise digitst on a cyC.c 
the output zignal. Diode 40 will leturn to its low volt- by basis, F~~ t ~ . ,  *he reference phase 
age sa te  at the next do~n-crossing of signal 35 and both shift of each detector be adjl, ed so filar 
diodes ail! rsmain in their low voliage states for the dura- 45 occur p:ogressively later for each dekclor. 
~ h f :  ?ton of  he negative hhalf-cycfe of signal 44. inputs and the output tern-iiz?ls would then be tied to- 
The outgut signals are summarized in FIGURE 19 gclh<r by suitable ;solstion circuits. ~f output of for Ihe case a positive pulse (I21 44 lags each d21e-Jor was fir$ <;eer2;;liatttd the number of pulses 
a positive pulse (11) of signal 35, and in FIGURE 20 a direct indiclticn of $he of phase for the cace where a pulse of signal 35 lags a pqitive 50 shift necessary to csbalancefi the test signal. 
pulse of signal 44. A 25 nanosecond seconds) Still another exarnple of use was d i ~ ~ o v e r e d  during Iead or  lag :ct,v:een signals has been assumed for t?is il- 
of the when it was noted that very 
lustration aqd the frequencies are asscmed to be -mc. q71:i11 digerznces in line lenG+hs on the two inputs coutd 
for 35 and nlc. Ior signal %1' For rise be lcladily by silpplying both inputs from a single 
and s~~itching times have not been plotted, but these are 55 tkrou& the lest This simple test setup is 
on the ~ r d e r  of 1 or 2 nanoseconds for the diodes set ai?.$?pgou to inierfercpeter ~rasurements. forth as examples above. Ot~viovsly, many other modifications and variations 
The sjguiEcance of the effect of the time positions of  of tl.-z procat ir?vention are posiSle in 15. light o: tix, 
11 and 12 is manifest. In FIGURE 19, Iz 1 2 ~ s  11 and above teachings. Jt is, therefore, to k understood that 
a zignrficant output responsive to Iz is inhibited, v.'hcreas $0 the Of the c.a(r;ls the invention 
in FIGURE 20 with Jz leading I1, there is a circujt out- may b, practiced illan as spcc;5caliy described. 
put responsive to I2 which is quite significant and de- What is claimed is: 
tectzble by counter 58. By intenlionally introducing a 1. A phase detector for comparing the phase relation- 
known time delay, by delay lirle 37, the occurre-tce of 65 ship lgetwrm - f;.>t inpur signal and  a s,ioTsd input signal, 
the output of generator 36 ntay be adjusted with hes~<cl  said 6rst ;rry *i  c;gnal 4ei.ng a r 4 e s  of re:~l ir?y rtr~lrring 
to gerlerator output 164 and pulses coun;ed by the cjrcuit pasitiks p l a n t y  ;vises and baid $+ccnd Irlp!tt sign& being 
in instances +,here f z  actually Idgs the positive pu1.e cu t -  a wries of z7'cr-ta?ing pulse.;, the frzquenry of said first 
put of generaiqr 36 and thus lead or lag condliions ob- input s i m d  k i n g  an iniegral rnu!?iipie of the frequency 
served, If a fixed phase delay of a known a ~ o u n t  is go of said recnad input signal, caid pilace detector corn- 
introduced, we are in effect, measuring the nulr;ber of pribing: a 5 r ~ t  unnel diode connected between a fipst 
rimes during any conve13ient intcrval of time that the input terminal and ground; a secand ti~nnel diode con- 
shift in phase of the signal from SGcrce 2 exceeded that nected 'wlween a second inplit terminal and said- first 
delay. Thus if a nar.;trer of delay settings are used in input termkal, said second tuntxl diode having a ~ a k  
succession and a count cbtained for each, we will obtain 75 current characteristie of approximately one balf the wak 
3,118,479 
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crirrent charackri~ic  of said first tunnel diode; biasing bination: a Brst nonlinear circuit including a first turn& 
means connected across said first and second tamel  diode connected between a first input terminal and ground; 
diodes for biasing said tunoel diodes in their first posi- a second nonlinear circuit including a second tunnel diode 
tive resistanfe regions; f i ~ t  means for applying said Erst connected between a second input terminal and sid 
input signal to said first input terminal; second means 5 first input terminal, said second runnel diode having a peak 
for applying said second input signal lo said second in- current peak characteristic of approxirnaisty one half the 
put terminal, whereby said second tunnel diode is current peak characteristic of said first tunnel diode; bias- 
switched to its high voltage region only when said second ing means connected across said first and second tunnel 
input signal leads said first input signal in phase; and diodes for biasing said tunnel diodes in their first psi- 
output means connected acfoss said second t u n ~ e l  diode 10 tive resistance, regions; means for applying said positive 
for sensing voltage rises thereacross, thereby to provide polzrity reference pulses to said first inpui temiinaf, and 
an output indicating that said second input signal leads means for applying said alternating pulses to said second 
said first input signal in phase. input terminal, whereby said second tunqel diode is 
2, A phase detector as described in cbim 1 wherein switched to its high voltage region only for the duration 
the i?fegral multiple of the frequency of said first input 15 of the positive portion of each alternating pulse whicb 
signal wilh respect to the frequency of said second input leads in phase the positive polarity reference pulses; and 
signal is one. counter means connected across said serond tunnel diode 
3. A phase detector as descriJed in claim I wherein for sensing voltage rises across said second tunnel diode 
said first means for applying said first input signal in- whenever said second tunnel diode is switched to i& 
c1udi.s an adjustable phase delay whereby the phase rela- 20 high voltage region, whereby an cutput at said counter 
tionskip between said first iny;t signal and said second means indicates that said alternating pulses lead said 
input signal may be varied by adjustment of said ad- positive polarity reference pulses in phase. 
justable phase delay. 
4. Apparatus for detecting the phase re:ationship be- References Cited by the Examher 
tween a first input signal and a sccond input signal, said 25 UXITED STATES PATENTS 
first input signal being a series of regularly recurring 3,143,662 fi/L964 Hill et al. -------,-- 307-48.5 positive polarity reference pulses and said second input 
signal being a series of alternnting p i d ~ s ,  the frequency ARTBUR GAUSS, ~ ~ ~ ~ i ~ ~ ~ .  
of said first input signal being an integral multiple of the 
frequency of said second input sigtlal, coinprising in corn- 30 J O m  w. flUCmRT, Examiner. 
